


# Computer Organization

## Stored Program Computers and Electronic Devices



# Program Specification

Slide 4-3

## Source

```
int a, b, c, d;  
.  
.  
.  
a = b + c;  
d = a - 100;
```

## Assembly Language

```
; Code for a = b + c  
load    R3,b  
load    R4,c  
add     R3,R4  
store   R3,a  
  
; Code for d = a - 100  
load    R4,=100  
subtract R3,R4  
store   R3,d
```

# Machine Language

Slide 4-4

## Assembly Language


```
; Code for a = b + c  
load    R3,b  
load    R4,c  
add     R3,R4  
store   R3,a  
  
; Code for d = a - 100  
load    R4,=100  
subtract R3,R4  
store   R3,d
```

## Machine Language

```
10111001001100...1  
10111001010000...0  
10100111001100...0  
10111010001100...1  
10111001010000...0  
10100110001100...0  
10111001101100...1
```


# The von Neumann Architecture

Slide 4-5



# The ALU


Slide 4-6



## Control Unit

Slide 4-7

load R3,b  
load R4,c  
add R3,R4  
store R3,a



Control Unit

Primary Memory


## Control Unit Operation

Slide 4-8


- Fetch phase: Instruction retrieved from memory
- Execute phase: ALU op, memory data reference, I/O, etc.

```
PC = <machine start address>;
IR = memory[PC];
haltFlag = CLEAR;
while(haltFlag not SET) {
    execute(IR);
    PC = PC + sizeof(INSTRUCT);
    IR = memory[PC]; // fetch phase
};
```

## Primary Memory Unit




## The Device-Controller-Software Relationship



## Device Controller Interface

Busy/done bits used to signal event occurrences to software and software to device



## Performing a Write Operation


```

while(deviceNo.busy || deviceNo.done) <waiting>;
deviceNo.data[0] = <value to write>
deviceNo.command = WRITE;
while(deviceNo.busy) <waiting>;
deviceNo.done = TRUE;
    
```

- Devices much slower than CPU
- CPU waits while device operates
- Would like to multiplex CPU to a different process while I/O is in process


## CPU-I/O Overlap

Slide 4-13



## Determining When I/O is Complete

Slide 4-14



- CPU incorporates an “interrupt pending” flag
- When device.busy → FALSE, interrupt pending flag is set
- Hardware “tells” OS that the **interrupt** occurred
- **Interrupt handler** part of the OS makes process ready to run

## Control Unit with Interrupt (Hardware)

Slide 4-15

```
PC = <machine start address>;
IR = memory[PC];
haltFlag = CLEAR;
while(haltFlag not SET) {
    execute(IR);
    PC = PC + sizeof(INSTRUCT);
    IR = memory[PC];
    if(InterruptRequest) {
        memory[0] = PC;
        PC = memory[1]
    }
};
```

memory[1] contains the address of the interrupt handler

## Interrupt Handler (Software)

Slide 4-16

```
interruptHandler() {
    saveProcessorState();
    for(i=0; i<NumberOfDevices; i++)
        if(device[i].done) goto deviceHandler(i);
    /* something wrong if we get to here ... */

    deviceHandler(int i) {
        finishOperation();
        returnToScheduler();
    }
```

## A Race Condition

Slide 4-17

```
saveProcessorState() {  
    for(i=0; i<NumberOfRegisters; i++)  
        memory[K+i] = R[i];  
    for(i=0; i<NumberOfStatusRegisters; i++)  
        memory[K+NumberOfRegisters+i] = StatusRegister[i];  
}  
  
PC = <machine start address>;  
IR = memory[PC];  
haltFlag = CLEAR;  
while(haltFlag not SET) {  
    execute(IR);  
    PC = PC + sizeof(INSTRUCT);  
    IR = memory[PC];  
    if(InterruptRequest && InterruptEnabled) {  
        disableInterrupts();  
        memory[0] = PC;  
        PC = memory[1]  
    };  
};
```

What happens if a second interrupt comes in the middle of the first?

Block other interrupt while processing first


## Revisiting the trap Instruction (Hardware)

Slide 4-18

```
executeTrap(argument) {  
    setMode(supervisor);  
    switch(argument) {  
        case 1: PC = memory[1001]; // Trap handler 1  
        case 2: PC = memory[1002]; // Trap handler 2  
        . . .  
        case n: PC = memory[1000+n]; // Trap handler n  
    };
```

- The trap instruction dispatches a trap handler routine atomically
- Trap handler performs desired processing
- “A trap is a software interrupt”


## Direct Memory Access




## Addressing Devices

copy-in R3, 0x012, 4

Load R3, 0xFFFF0124



## Polling I/O




## Fetch-Execute Cycle with an Interrupt

```

while (haltFlag not set during execution) {
    IR = memory[PC];
    PC = PC + 1;
    execute(IR);
    if (InterruptRequest) {
        /* Interrupt the current process */
        /* Save the current PC in address 0 */
        memory[0] = PC;
        /* Branch indirect through address 1 */
        PC = memory[1];
    }
}

```

## Detecting an Interrupt




## The Interrupt Handler

```
Interrupt_Handler{
    saveProcessorState();
    for (i=0; i<Number_of_devices; i++)
        if (device[i].done == 1)
            goto device_handler(i);
    /* Something wrong if we get here */
}
```

## Disabling Interrupts


```
if(InterruptRequest && InterruptEnabled) {  
    /* Interrupt current process */  
    disableInterrupts();  
    memory[0] = PC;  
    PC = memory[1];  
}
```

## The Trap Instruction Operation




# Intel System Initialization

Slide 4-27




# Bootstrapping


Slide 4-28



## Bootstrapping




## Bootstrapping



# Bootstrapping

Slide 4-31




# A Bootstrap Loader Program

Slide 4-32


```
FIXED_LOC:          // Bootstrap loader entry point
    load  R1, =0
    load  R2, =LENGTH_OF_TARGET
    // The next instruction is really more like
    // a procedure call than a machine instruction
    // It copies a block from FIXED_DISK_ADDRESS
    // to BUFFER_ADDRESS
    read  BOOT_DISK, BUFFER_ADDRESS
loop:   load  R3, [BUFFER_ADDRESS, R1]
        store R3, [FIXED_DEST, R1]
        incr  R1
        bleq  R1, R2, loop
        br    FIXED_DEST
```

## A Pipelined Function Unit

Slide 4-33



(a) Monolithic Unit




(b) Pipelined Unit

## A SIMD Machine

Slide 4-34



(a) Conventional Architecture



(b) SIMD Architecture